Java程序辅导

C C++ Java Python Processing编程在线培训 程序编写 软件开发 视频讲解

客服在线QQ:2653320439 微信:ittutor Email:itutor@qq.com
wx: cjtutor
QQ: 2653320439
Parallel compression checkpointing for socket-level heterogeneous systems - CORE CORE Search Search Services Access to raw data API Dataset FastSync Content discovery Recommender Discovery Managing content Repository dashboard Support FAQs About About CORE Blog Contact us Parallel compression checkpointing for socket-level heterogeneous systems By Yongpeng Liu, Hong Zhu, Yongyan Liu, Feng Wang and Baohua Fan Abstract Abstract—Checkpointing is an effective fault tolerant tech-nique to improve the reliability of large scale parallel comput-ing systems. However, checkpointing causes a large number of computation nodes to store a huge amount of data into file system simultaneously. It does not only require a huge storage space to store system state, but also brings a tremendous pressure on the communication network and I/O subsystem because a massive demand of accesses are concentrated in a short period of time. Data compression can reduce the size of checkpoint data to be saved in the file system and to go through the communication network. However, compression induces a huge time overhead especially in large scale parallel systems, which is the main technical barrier of its practical usability. In this paper, we propose a parallel compression checkpointing technique to reduce the time overhead in socket-level het-erogeneous architectures. It integrates a number of parallel processing techniques, including transmitting checkpoint data between CPU, GPU and file system in double buffered pipelines, aggregating file write operations, SIMD parallel compression algorithm running on GPU, etc. The paper also reports an implementation of the technique on the Tianhe-1 supercom-puter system and the evaluation experiments with the system. The experiment data show that the technique is efficient and practically usable. Keywords-Socket-level heterogeneous architecture; Check-point and restart; Data compression; Pipeline; SIMD paral-lelism, GPU. I Year: 2016 OAI identifier: oai:CiteSeerX.psu:10.1.1.727.871 Provided by: CiteSeerX Download PDF: Sorry, we are unable to provide the full text but you may find it at the following location(s): http://cms.brookes.ac.uk/staff... (external link) http://cms.brookes.ac.uk/staff... (external link) http://citeseerx.ist.psu.edu/v... (external link) Suggested articles To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request. Useful links Blog Services About CORE Contact us Cookies Privacy notice Writing about CORE? Discover our research outputs and cite our work. CORE is a not-for-profit service delivered by the Open University and Jisc.