Java程序辅导

C C++ Java Python Processing编程在线培训 程序编写 软件开发 视频讲解

客服在线QQ:2653320439 微信:ittutor Email:itutor@qq.com
wx: cjtutor
QQ: 2653320439
Socket-based Software and Hardware performance co-monitoring in AXI interconnect SoC - CORE CORE Search Search Services Access to raw data API Dataset FastSync Content discovery Recommender Discovery Managing content Repository dashboard Support FAQs About About CORE Blog Contact us Socket-based Software and Hardware performance co-monitoring in AXI interconnect SoC By Ting-Hsuan Wu Topics: Socket-based transaction state monitor, Performance monitoring, Performance analysis, Transaction, Software Publisher: NSYSU Year: 2014 OAI identifier: oai:NSYSU:etd-0804114-150954 Provided by: Thesys Download PDF: Sorry, we are unable to provide the full text but you may find it at the following location(s): http://etd.lib.nsysu.edu.tw/ET... (external link) http://etd.lib.nsysu.edu.tw/ET... (external link) Suggested articles To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request. Useful links Blog Services About CORE Contact us Cookies Privacy notice Writing about CORE? Discover our research outputs and cite our work. CORE is a not-for-profit service delivered by the Open University and Jisc.