Java程序辅导

C C++ Java Python Processing编程在线培训 程序编写 软件开发 视频讲解

客服在线QQ:2653320439 微信:ittutor Email:itutor@qq.com
wx: cjtutor
QQ: 2653320439
50 Years in the Making: The Open RISC-V Instruction Set architecture [EE380 Computer Systems Colloquium & EE180] | Stanford EE Skip to: Skip to content Skip to navigation SAML Login SUNetID Login Home Contact Apply Give EE Jobs EE IT Resources ENGINEERING Electrical Engineering Search form Search About Welcome from the Chair Fast Facts Culture, Equity, and Inclusion Chair Letter and Alumni Newsletter History EE125 Stories EE125 Story Submit Administration Contact Us People Faculty Adjunct Staff Postdocs PhD Students Visitors EE Administration In Memoriam Research EE Research: The Big Picture Physical Technology & Science Integrated Circuits and Power Electronics Biomedical Devices, Sensors & Systems Energy Harvesting & Conversion Photonics, Nanoscience & Quantum Tech NEMS/MEMS Nanoelectronic Devices and NanoSystems Information Systems & Science Control & Optimization Information Theory & Applications Machine Learning Communications Systems Societal Networks Signal Processing & Multimedia Biomedical Imaging Data Science Hardware/Software Systems Energy-Efficient Hardware Systems Software Defined Networking Mobile Networking Secure Distributed Systems Data Science Integrated Circuits & Power Electronics Embedded Systems Biomedical Biomedical Devices, Sensors & Systems Photonics, Nanoscience and Quantum Technology Nanotechnology & NEMS/MEMS Biomedical Imaging Information Theory & Applications Energy Control & Optimization Energy-Efficient Hardware Systems Integrated Circuits & Power Electronics Energy Harvesting & Conversion Affiliates, Facilities & Institutes Seminars Academics Programs Courses Academic Calendar Undergraduate Degree Progress Undergraduate Handbook, EE Program EE Honors Program Graduate Degree Progress Graduate Handbook PhD Qualifying Exam PhD Oral Exam Reinstatement Research Experience for Undergrads Eligibility & Requirements How to Apply FAQs Curricular Practical Training Commencement Applying to Graduate Ceremony Instructions Ordering Caps and Gowns Student Forms Admissions Overview of Programs BS Overview New & Popular Ug Courses Prospective Undergraduate Students What Current EE Students Say MS Overview & Deadlines How to Apply Financial Assistance FAQ PhD Overview & Deadlines How to Apply Financial Assistance FAQ Coterminal Program Overview & Deadlines How to Apply FAQ Joint Degree Programs Adding the MS Overview & Deadlines How to Apply FAQ Part-Time MS Overview & Deadlines How to Apply FAQ Non-Degree Option Culture, Equity, and Inclusion Contact Us Student Resources Student Employment Maker lab64 dEEbug Undergrad Peer Tutoring IT Resources Building Health & Safety Student Organizations Career Resources Graduate Student Gateway Department Committees News & Events News Events EE Spotlight You are here Home EE Student Information COVID-19 and ACADEMIC CONTINUITY UPDATES Undergraduate (new and continuing) Student Policies/Guidelines Graduate and Professional Degree (new and continuing) Student Updates Latest class, academic links, and information from Stanford Registrar's Office 50 Years in the Making: The Open RISC-V Instruction Set architecture [EE380 Computer Systems Colloquium & EE180] Topic:  50 Years in the Making: The Open RISC-V Instruction Set architecture Thursday, March 16, 2017 - 10:30am to 11:30am Venue:  Cubberly Auditorium, School of Education Speaker:  David Patterson (Google) and John Hennessy (Knight-Hennessy Scholars Program) Abstract / Description:  About the talk (10:30-11:30): We start by reviewing 50 years of computer architecture to show there is now widespread agreement on instruction set architecture (ISA). Unlike other fields, despite this harmony there is no open alternative to proprietary offerings from ARM and Intel. Our champion is RISC-V, whose foundation has been joined by nearly every hi-tech company (except for the two with popular proprietary ISAs). We continue the discussion by focusing on the challenges ahead as IC technology slows down, older architectural approaches face diminishing returns, and the needs of users change dramatically.   General Information: This presentation is the last lecture of EE180 for Winter 2017. The lecture is open to the public. The lecture will not be video recorded nor available on the web. EE380 students and attendees are urged to attend this lecture, but it is optional. It cannot be substituted for one of the ten required EE380 lectures.   Patterson's Bio: After 40 years as a UC Berkeley professor, David Patterson retired in 2016 and joined Google as a distinguished engineer. He has been Chair of Berkeley's CS Division, Chair of the Computing Research Association, and President of the Association for Computing Machinery. His most successful research projects have been Reduced Instruction Set Computers (RISC), Redundant Arrays of Inexpensive Disks (RAID), and Network of Workstations. All helped lead to multibillion-dollar industries. This research led to many papers, six books, and about 40 honors, including election to the National Academy of Engineering, the National Academy of Sciences, the Silicon Valley Engineering Hall of Fame, and Fellow of the Computer History Museum. He shared the IEEE von Neumann Medal and the NEC C&C Prize with John Hennessy, past president of Stanford University and co-author of two of his books. Hennessy Bio:  John Hennessy initiated the MIPS project at Stanford in 1981, MIPS is a high-performance Reduced Instruction Set Computer (RISC), built in VLSI. MIPS was one of the first three experimental RISC architectures. In addition to his role in the basic research, Hennessy played a key role in transferring this technology to industry. During a sabbatical leave from Stanford in 1984-85, he cofounded MIPS Computer Systems (later MIPS Technologies Inc. and now part of Imagination Technologies), which specializes in the production of chips based on these concepts. He also led the Stanford DASH (Distributed Architecture for Shared Memory) multiprocessor project. DASH was the first scalable shared memory multiprocessor with hardware-supported cache coherence. More recently, he has been involved in FLASH (FLexible Architecture for Shared Memory), which is designed to support different communication and coherency approaches in large-scale shared-memory multiprocessors. In the 1990s, he served as the Founding Chairman of the Board of Atheros, an early wireless chipset company, now part of Qualcomm. Hennessy is also the coauthor of two widely used textbooks in computer architecture. In addition to his work as a Professor at Stanford, he has served as Chair of the Department of Computer Science (1994-96), Dean of the School of Engineering (1996-99), Provost (1999-2000), and President (2000-2016). He is currently the Director of the Knight-Hennessy Scholars Program, which each year will select 100 new graduate scholars from around the world to receive a full scholarship (with stipend) to pursue a wide-ranging graduate education at Stanford, with the goal of developing a new generation of global leaders. Graduate Seminar / Colloquium EE380 Computer Systems Colloquium Calendar Pathways For: Prospective Undergraduates Current Undergraduates Prospective Graduates Current MS Students Current PhD Students Faculty & Staff Alumni & Friends Industry Partners May 2022 « » M T W T F S S             1   2   3   4   5   6   7   8   9   10   11   12   13   14   15   16   17   18   19   20   21   22   23   24   25   26   27   28   29   30   31             David Packard Building 350 Jane Stanford Way Stanford, CA  94305 Phone: (650) 723-3931 info@ee.stanford.edu Campus Map  Stanford's School of Engineering Home Contact Apply Give EE Jobs EE IT Resources Stanford Home Maps & Directions Search Stanford Emergency Info Terms of Use Privacy Copyright Trademarks Non-Discrimination Accessibility © Stanford University, Stanford, California 94305.